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A reconfigurable low-noise amplifier (LNA) with digitally controllable gain and power consumption is presented.This architecture
allows increasing power consumption only when required, that is, to improve LNA’s radiofrequency performance at extreme
communication-channel conditions and/or to counteract the effect of process, voltage, and temperature variations. The proposed
design leads to significant power saving when a relaxed operation is acceptable. The LNA is implemented in a 130 nm 1.2V CMOS
technology for a 2.4GHz IEEE-802.15.4 application. Simulated LNAperformance (taking into account theworst cases under process
variations) is comparable to recently published works.
1. Introduction
A system with multiple operation modes, able to adapt its
performance dynamically depending on working conditions,
can be implemented using reconfigurable circuits. Modes
with relaxed requirements can be designed to operate at
lower biasing current and/or voltage, leading to an overall
decrease in power consumption compared to conventional
fixed circuits. This power-saving approach has been applied
in the following two scenarios: (1) to mitigate the effects of
process variations (improving yield and reliability) [1–3] and
(2) to implement wireless-receiver blocks which adjust their
power consumption depending on communication-channel
conditions (energy-aware receivers) [4–7]. Combining both
features in an integrated receiver circuit shows up as a very
attractive design goal, due to the growing demand and mass
production of low-power wireless devices. However, such a
solution has not been already reported.
In the receiver context, especially in fully integrated
implementation scenarios, the low-noise amplifier (LNA) is
a key block that determines the overall system performance
[8]. It has to offer, simultaneously, good input matching, low-
noise contribution, high linearity, and high reverse isolation,
constrained by power consumption. In addition, its gain is
crucial and represents a trade-off between receiver’s noise
and linearity performances [8, 9]. In this sense, adjusting RF
parameters of the LNA, especially gain, by controlling the
biasing of amplifying-stage transistors, has been used to allow
power-consumption saving under relaxed communication-
channel conditions [6, 7, 10].
On the other hand, adaptability has been also used to
mitigate the effects of process variations on CMOS-LNAs
[3, 11–15]. The proposal presented by Gonza´lez et al. [3]
shows the potentials of an adaptable LNA to save power when
its behavior under process variations remains close to the
typical-case performance. However, the reported solutions
focus on calibrating fixed-gain LNAs; thus, they do not
exploit the advantages of variable-gain schemes.
This work presents a reconfigurable LNA capable of
adjusting its power consumption taking into account
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communication-channel conditions and the effects of proc-
ess, supply-voltage, and temperature variations. This energy-
aware LNA uses architecture with digitally controllable
gain and power consumption. The proposed power-saving
strategy is corroborated by implementing a 130 nm 1.2 V
CMOS LNA for a 2.4GHz IEEE-802.15.4 application. LNA
behavior under process variations is analyzed via Monte
Carlo simulations, the results of which are used to evaluate
the corresponding receiver performance.
This paper is organized as follows. Section 2 summarizes
the main equations that support the ideas followed in this
work, from a system-level point of view. Section 3 describes
the reconfigurable architecture and the proposed power-
saving strategy as a function of communication-channel
conditions and the effects of process variations. Section 4
presents the main implementation details and discusses sim-
ulation results, including the comparison with other LNAs
for IEEE-802.15.4 receivers. Finally, conclusions are given in
Section 5.
2. A System-Level Overview
The working principle of an energy-aware receiver relies on
the fact that noise figure (NF) and linearity requirements
depend on the received input-signal level. This can be
understood by examining the following expressions [16]:
NF ≤ 𝑃 − 10 log (𝑘𝑇𝐵) − SNRmin, (1)
IIP
3
≥
3𝑃interf − 𝑃 + SNRmin
2
, (2)
IIP
3
≥ 𝑃 + 10 dB. (3)
In the above equations, NF is the noise figure, 𝑃 is the input-
signal power, 𝑘 is the Boltzmann constant, 𝑇 is the absolute
temperature, 𝐵 is the channel bandwidth, SNRmin is the
minimum signal-to-noise ratio required by the application
(including some design margin which accounts for losses
that are not certainly determined at system-level design
time), IIP
3
is the input-referred third-order intermodulation
intercept point, and 𝑃interf is the power of interferer signals.
All the magnitude values are expressed in logarithmic units
(dB or dBm), with the exception of 𝑘𝑇𝐵 product. Equation
(3) derives from the general assumption that considers the
1 dB compression point (CP1 dB) as the upper limit of input
power [17] and from the approximate relationship CP
1 dB =
IIP
3
− 10 dB [8], in order to use IIP
3
as the only linearity
measurement.
It can be seen from (1) that NF can be relaxed as input-
signal power increases. On the other hand, IIP
3
has two
critical values: one required to detect a weak desired signal in
the presence of interferers (see (2)) and the other required to
drive the maximum signal level (see (3)). However, linearity
requirement of the receiver can be lessened at intermediate
signal levels. This can be exploited for saving energy by
implementing a reconfigurable circuit with multiple opera-
tion modes (i.e., with different values of NF and IIP
3
), taking
into account the fact that more relaxed NF and IIP
3
can be
achieved with lower power consumption [19].The aforemen-
tioned approach contrasts with the use of traditional circuits,
which must be designed to work at worst-case conditions,
thus requiring higher and fixed power consumption.
2.1. LNA in the Receiver Context. Receiver parameters (𝐹Rx,
IIP3Rx) can be related to those of the LNA (𝐺LNA, 𝐹LNA, and
IIP
3LNA) and the other building blocks (𝐹fs, IIP3fs, where
subscript “fs” stands for “following stages,” i.e., from mixer
input to𝐴/𝐷 output) using cascaded-stages equations (4) [8].
Hence,
𝐹Rx = 𝐹LNA +
𝐹fs − 1
𝐺LNA
,
1
IIP
3Rx
=
1
IIP
3LNA
+
𝐺LNA
IIP
3fs
.
(4)
In the above equations, 𝐹 is the noise factor, such as NF =
10 log𝐹, while gain and IIP
3
are expressed in “times” (W/W)
and W (or mW), respectively.
Controlling LNA parameters, particularly gain, allows
adjusting the noise figure and linearity of the receiver. The
LNA should provide high gain and low-noise figure to guar-
antee the required noise figure of the receiver for detecting
the minimum input-signal level. However, LNA gain can
be reduced as the NF of the receiver can be relaxed, when
receiving higher input-signal levels. LNA gain reduction also
allows lowering the linearity of the LNA and the subsequent
stages, without affecting the receiver linearity required to
drive large input-signal power. Therefore, it is convenient
to design adaptable LNAs, with the capability of switching
between high and low gain modes [20, 21].
When needed, gain can be lowered by reducing the
transconductance of amplifying-stage transistors, which in
fact allows for power-consumption saving [6, 7, 10]. However,
changing theDCoperation point affects other RF parameters,
thus limiting the gain variation rate. Therefore, the inclusion
of extra DC-invariant gain-controlling methods could be
useful, for example, to compensate for linearity degradation,
as it is shown here.
3. The Proposed Energy-Aware LNA
Based on the widely used inductively degenerated common-
source topology, Figure 1 shows the proposed reconfigurable
LNA implementing the above ideas. This is an improved
proposal with respect to that presented at [3], where only
worst-case process variations were dealt with.
Gain and power consumption are digitally controlled
through inputsΦ
1,2
andΦ𝑔
1,2
. Controllability is introduced by
connecting two extra branches in parallel with the traditional
cascode configuration (𝑀
1
and𝑀
2
). Each branch comprises
a transconductance stage (𝑀
3
and 𝑀
5
) and a cascode pair
acting as a current switch (𝑀
41
/𝑀
61
, connected to signal
output, and𝑀
42
/𝑀
62
, connected to𝑉DD as a signal-dumping
path). Identical branches are considered for simplicity. This
circuit combines two different control techniques: (1) gain
andpower control through transistorwidth scalability [7] and
(2) current-splitting gain-control technique [22, 23].
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Table 1: Summary of operation modes features.
Φ
1
Φ
2
/Φ
𝑔
1
Φ
𝑔
2
11/00 10/0001/00 00/00
00/01
00/10 00/11
Mode HG-FP MG-MP LG-LP LG-MP LG-FP
Gain Highest ↓ ↓↓ ↓↓↓ Lowest
Power consumption Highest Medium Lowest Medium Highest
Input resistance Highest Medium Lowest Medium Highest
VDD
VDD VDD
LD
VG
RG
Lg
CX
RFIN
RFOUT
C1
CP
M2
M1
ID1
LS
Φ1
M41M42
M3
ID3
Φ2
M61M62
M5
ID5
Φ
g
1 Φ
g
2
Figure 1: Reconfigurable LNA.
Other characteristics associated with the base topology
can be summarized as follows. Degeneration inductance (𝐿
𝑠
)
provides the real part of input impedance without adding
an extra noise source [24]. Gate-source connected capacitor
(𝐶
𝑋
) allows reducing noise figure without increasing power
consumption in gain constrained applications [25, 26]. Gate
inductor (𝐿
𝑔
) tunes the necessary input impedance and drain
inductor (𝐿
𝐷
) provides parallel resonance with the total
capacitance at output. Capacitive divider (𝐶
1
, 𝐶
𝑃
) is used to
match output impedance with 50Ω termination for stand-
alone prototype testing.
3.1. Operation Modes Description. The operation modes that
arise from the scheme of Figure 1 can be described as follows.
The highest gain of the LNA is set by connecting
both switchable branches to the output network (Φ
1
Φ
2
=
11/Φ
𝑔
1
Φ
𝑔
2
= 00). However, this HG-FP (standing for “high
gain, full power”) mode also presents the highest power
consumption. If one of the extra branches is turned off
(setting Φ
1
Φ
2
to 10 or 01, with Φ𝑔
1
Φ
𝑔
2
= 00), a midgain
andmidpowermode (MG-MP) is obtained, while turning off
both switchable branches (Φ
1
Φ
2
= 00/Φ
𝑔
1
Φ
𝑔
2
= 00) leads to
a low gain mode with the lowest power consumption (LG-LP
mode).
The drawback of the above-described operation (width
scalability) is that it affects the input-impedance matching.
The reason is that the input resistance is lower as less cur-
rent flows through the degeneration inductor (as switchable
branches are disconnected). Thus, the allowable impedance
matching degradation limits the total gain variation and
power-saving ratio.
When needed, modes with lower gain can be achieved,
but at the expense of consuming the middle or the high-
est power values. Low gain/midpower (LG-MP) and low
gain/full power (LG-FP) modes are set by turning on one or
both switchable branches via the dumping cascode transistors
(Φ
1
Φ
2
= 00 with Φ𝑔
1
Φ
𝑔
2
= 10 or 01, for LG-MP mode, and
Φ
1
Φ
2
= 00/Φ
𝑔
1
Φ
𝑔
2
= 11, for LG-FP mode). Although in
the three low gain modes (LG-LP, LG-MP, and LG-FP) only
the fixed branch (𝑀
1
and 𝑀
2
) is connected to the output,
different gain values are obtained because of the variations of
the input-stage operation point. When a switchable branch
is turned on but the signal flowing through it is dumped to
ground (via 𝑉DD path), it does not contribute to the output
signal; however, it does increase the input resistance, causing
a reduction of the amplifier transconductance.
In summary, Table 1 shows the controlling codes and the
expected performance of the different operations modes.
3.2. Adjusting Strategy. Next, the proposed usage of the
different operation modes, or adjusting strategy, is presented.
HG-FP mode should provide gain over a certain value,
𝐺min, in the worst case due to process variations, with 𝐺min
being theminimumgain value needed to achieve the required
sensitivity (i.e., NFRxmax). On the other hand, the midgain
typical value can be set slightly over 𝐺min by properly sizing
𝑀
1
, 𝑀
3
, and 𝑀
5
. This way, those receivers less affected
by process variations can use MG-MP mode instead of
HG-FP mode to receive minimum input-signal level, thus
saving power consumption in such cases without degrading
production yield.
LG-LP mode can be used for saving power when input-
signal level allows relaxing receiver NF. Depending on the
linearity of both, the LNA and the subsequent stages, this
low gain mode could also satisfy the system requirement for
the maximum input-signal level. However, lower gain modes
(LG-MP or LG-FP) could be useful to compensate possible
linearity degradation in the LNA due to process variations,
increasing power consumption but onlywhen being required.
4. Implementation and Results
In order to corroborate the proposed ideas, a LNA was
designed and simulated using a 130 nm CMOS technology
for a 2.4GHz IEEE-802.15.4 application. Channel length
was set to the minimum value (120 nm) for each transistor.
Cascode-transistor width was set to half of the corresponding
transconductance-stage transistor. Taking a value of 10 dB for
𝐺min [27], gain of 12 dB is required for the HG-FP mode
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Figure 2: Typical-case simulation results.
in the typical case (obtained by corner simulations). MG-
MP gain was set close to 10.5 dB. Transistor widths ratio
𝑊
1
:𝑊
3
:𝑊
5
= 2 : 1 : 1 was found to offer a suitable gain
variation having proper input-impedance matching in every
mode (𝑆
11
< −10 dB). Transistor widths and current values
were chosen from the results of simulation-based design
space exploration carried out with the conventional topol-
ogy (i.e., without switchable branches), minimizing power
consumption while trading off LNA’s NF and IIP
3
. Passive
components were determined to match impedance values at
MG-MP mode, in order to tolerate both the increase and the
decrease of input resistance when switching among modes
with different biasing currents. Table 2 shows the selected
components sizes and biasing. The full power consumption
(all branches turned on) is 0.64mW from a 1.2 V supply,
with 25% and 50% power saving when using mid- and lowest
power modes, respectively. A current mirror was included to
provide gate-biasing voltage, 𝑉
𝐺
.
Figure 2 shows typical-case simulation results at 27∘C.
Pairs of modes with the same power consumption (HG-
FP/LG-FP and MG-MP/LG-MP) show similar input match-
ing (𝑆
11
) and IIP
3
, as expected taking into account the fact
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Table 2: LNA component values.
𝐼
𝐷1
/𝑊
1
(𝜇A/𝜇m)
𝐼
𝐷3,5
/𝑊
3,5
(𝜇A/𝜇m)
𝐿
𝑆
(nH)
𝐿
𝑔
(nH)
𝐶
𝑋
(fF)
𝐶
1
(fF)
𝐶
𝑃
(pF)
𝐿
𝐷
(nH)
267/28 133/14 2.4 11.2 246 426 1.59 10.5
that correspondingDCoperating points remain fixed. On the
other hand, output matching (𝑆
22
) is not practically affected
when switching between modes. The higher the biasing
current, the higher the IIP
3
and the larger the gain variation
obtained by current splitting. This higher-IIP
3
/lower gain
combination reinforces using LG-MPor LG-FP if the receiver
requires better linearity.
4.1. LNA under Process Variations. LNA behavior under
process variations was analyzed via 1000-run Monte Carlo
simulations, using the statistical distribution provided by the
foundry. Receiver performance was evaluated analytically,
using LNA simulation results and (4).The overall NF and IIP
3
specifications of the stages following the LNA (NFfs, IIP3fs)
were set to meet receiver requirements, at every Monte
Carlo run, with at least one high gain/low gain modes
combination. Receiver specifications were taken to comply
with IEEE-802.15.4 standard [28], using the requirements
at extreme communication-channel conditions proposed by
[29]: {NF = 15.5 dB; IIP
3
= −32 dBm}, for detecting
minimum input-signal level (−85 dBm, although, for IIP
3
cal-
culation, minimum input-signal power is taken as 3 dB over
receiver’s sensitivity [28], i.e., −82 dBm [16]) with maximum
interference (−52 dBm) and SNRmin = 10.5 dB (derived from
the values given by [29]); and IIP
3
= −10 dBm, for receiving
themaximum input power (−20 dBm).Themost relaxedNFfs
and IIP
3fs were selected (25.3 dB and4.2 dBm, resp.), achieved
when using the HG-FP/LG-FP modes combination.
Figure 3 shows the values of NF and IIP
3
of the receiver,
corresponding to every run of Monte Carlo simulations
(dots) and to the typical case (color-filled diamond). Dashed
lines mark out receiver specifications according to the func-
tion of each operation mode (NF specification for high gain
and midgain modes, IIP
3
specification for low gain modes).
IIP
3
is always higher than the minimum value required
for receiving weak signals in the presence of interferers
(−32 dBm); thus, noise figure determines receiver sensitivity
in all cases. In addition, in each case, the maximum input-
signal power that can be handled by the high gain and
midgain modes is always higher than the sensitivity of the
low gain modes. This guarantees that any input-signal level
is covered by at least one operation mode.
According to the minimum power consumption that
needs to be used to meet receiver requirements at extreme
communication-channel conditions, five possible scenarios
were obtained. For each scenario, the behavior of a spe-
cific run has been highlighted in Figure 3. Circuits with
lower or no degradation in their RF performance (e.g., run
A), with respect to the typical case, can use the lowest
power-consumption combination (MG-MP/LG-LP, consum-
ing 0.48 and 0.32mW, resp.) for receiving the minimum
and maximum input-signal levels required by the standard
(NFRxMG-MP < 15.5 dB and IIP3RxLG-LP > −10 dBm).
When the noise figure of the receiver using MG-MP
mode does not ensure the receiver sensitivity (NFRxMG-MP >
15.5 dB), thus HG-FP mode (increasing power consumption
to 0.64mW) has to be used instead (e.g., runs B, D, E, and
F). In such cases, HG-FPmode should be combined with one
of the low gain modes depending on linearity performance:
having acceptable linearity (IIP3RxLG-LP > −10 dBm) allows
using LG-LP mode (e.g., run B); midlevel linearity degrada-
tion (IIP3RxLG-LP < −10 dBm but IIP3RxLG-MP > −10 dBm)
requires using LG-MP mode (consuming 0.48mW, e.g., run
D), while runs with more degraded linearity (IIP
3RxLG-MP <
−10 dBm) demand themode with the lowest gain and highest
IIP
3
, LG-FP mode (0.64mW, e.g., runs E and F). Particularly,
runs E and F correspond with the worst cases of receiver’s
noise figure and linearity, respectively.
On the other hand, if receiver noise figure is acceptable
but linearity degrades, MG-MP/LG-MP combination is used
(e.g., run C). The last possible scenario, cases with an
acceptable receiver NF and highly degraded IIP
3
, does not
present any occurrence; thus, MG-MP/LG-FP combination
is not required.
Table 3 summarizes the above information, including
the occurrence probability of each scenario. In most of
the runs, the lowest power-consumption combination (MG-
MP/LG-LP) can be used, while the most power-consuming
combination (HG-FP/LG-FP) is required only in 1% of the
cases.
Additionally, with independence of operation modes
required to handle extreme communication-channel condi-
tions, the lowest DC power can be consumed (i.e., using the
LG-LP mode) during circuit operation as input-signal level
moves away from its minimum and maximum values and
more relaxed behavior of receiver’s noise and linearity can
be tolerated (according to (1)–(3)). This can be observed in
Figure 4, where the minimum required power consumption
of the LNA has been plotted as a function of input-signal
level. Five different plots have been included, corresponding
to each process-variations scenario. It is noticeable that the
LG-LP mode can handle most of the input-signal power
range. This should increase the probabilities of saving energy
at operation time.
4.2. Supply and Temperature Variations. The capabilities of
the proposed circuit to counteract the effects of supply-
voltage and temperature variations, as other important causes
of performance degradation in microelectronics circuits,
were also analyzed. Simulations sweeping𝑉DD value, at 27
∘C,
and temperature, with 𝑉DD = 1.2V, were carried out using
the typical-case circuit with respect to process variations.
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Figure 3: NF and IIP
3
of the receiver calculated fromMonte Carlo simulation results of the designed LNA.
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Figure 4: LNA power-consumption profile as a function of input-signal power, for different process-variations scenarios.
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Table 3: Modes utilization at extreme communication-channel conditions, depending on the effects of process variations.
LNA performance Receiver performance Minimum input-power reception Maximum input-power reception Numberof cases
Sample in
Figure 3
Gain ok and IIP
3
ok NF ok and IIP
3
ok MG-MP (−25%†) LG-LP (−50%†) 74% A
Gain↓ and IIP
3
ok NF↑ and IIP
3
ok HG-FP (100%†) LG-LP (−50%†) 11% B
Gain ok and IIP
3
↓ NF ok and IIP
3
↓ MG-MP (−25%†) LG-MP (−25%†) 6% C
Gain↓ and IIP
3
↓↓ NF↑ and IIP
3
↓ HG-FP (100%†) LG-MP (−25%†) 8% D
Gain↓ and IIP
3
↓↓↓ NF↑ and IIP
3
↓↓ HG-FP (100%†) LG-FP (100%†) 1% E and F
†Power consumption with respect to the full power modes.
Table 4: Performance comparison of LNAs for IEEE-802.15.4 receivers.
Reference Tech.(nm)
𝑓
𝑜
(GHz)
𝑉DD
(V)
𝑃DC
(mW)
Gain
(dB)
NF
(dB)
IIP
3
(dBm)
NFfs
(dB)
IIP
3fs
(dBm)
0.64 10.1 2.5 −8.1
This work 130 2.45 1.2 0.32 6.5 3.4 −13.3 25.3 4.2
0.64 4.6 4.5 −9.5
4.3 27 7 −11.5
[6]† 180 2.25 1.8 2.5 26 8 −9.5 41.9 25.3
1.1 19 9 −10.5
[18] 90 2.45 1.2 0.68 9.7 4.36 −4 24.9 1.0
†Half the power from differential structure considered, in order to normalize comparison.
Receiver performance was evaluated using the values of NFfs
and IIP
3fs calculated to cover the worst cases of process
variations (25.3 dB and 4.2 dBm, resp.).
Figure 5 shows the performance of NF and IIP
3
in the
receiver under LNA supply variations, up to ±20% with
respect to its nominal value (i.e., from 0.96V to 1.44V).
Dashed lines indicate receiver requirements (NFRx < 15.5 dB;
IIP
3Rx > −10 dBm), while color-filled markers denote the
operation mode meeting each specification with the lowest
power consumption. Receiver’s NF rises as 𝑉DD decreases,
mainly because LNA gain drops due to a decrease of 𝑀
1
’s
transconductance. On the other hand, despite the LNA gain
reduction, receiver’s IIP
3
also degrades for 𝑉DD decreasing
below 1.2 V, caused by degradation of LNA linearity. However,
the proposed LNA shows up to be capable of counteracting
these effects. When using MG-MP mode does not meet
receiver’s sensitivity (NFRxMG-MP > 15.5 dB for 𝑉DD <
1.06V), switching to HG-FP mode allows fulfilling this
requirement at the expense of increasing power consump-
tion. Similarly, LG-LP mode cannot be used to receive the
maximum input-signal level (IIP
3RxLG-LP < −10 dBm) for
𝑉DD < 1.03V, but lower gain modes maintain the required
receiver’s linearity (e.g., LG-MP in the analyzed range).
Regarding temperature variations, Figure 6 shows
receiver’s NF and IIP
3
behavior calculated using simulation
results of the LNA, sweeping this parameter from −40∘C to
85∘C. When temperature increases, it causes the degradation
of noise figure, while if it decreases then IIP
3
drops.
Again, switching to higher power-consumption operation
modes allows meeting the required sensitivity or linearity
when needed (NFRxMG-MP > 15.5 dB for 𝑇 > 49
∘C;
IIP
3RxLG-LP < −10 dBm for 𝑇 < −30
∘C).
4.3. Comparison to Other Works. Table 4 compares the per-
formance of the proposed LNA with previously published
IEEE-802.15.4 LNAs (energy-aware [6] and conventional [18]
designs). From our work, the following modes and cases
from process-variation analysis are presented: the lowest
gain (highest NF) case of HG-FP mode and the lowest
IIP
3
case of LG-LP and LG-FP modes. In order to evaluate
and compare the performance of each LNA in the receiver
context, required NF and IIP
3
of the following stages were
calculated and presented.
The power-saving ratio [(𝑃DCmax − 𝑃DCmin)/𝑃DCmax] in
[6] is better than ours (74% versus 50%), but our design
presents significantly lower power consumption. The higher
gain in [6] relaxes NF in the subsequent stages but demands
better linearity in a similar degree. On the other hand, RF
performance and full power consumption of the proposed
LNA are comparable to those presented at [18], but ours can
save up to 50% of power under relaxed working conditions.
5. Conclusions
A reconfigurable LNA with digitally controllable gain and
power consumption is presented as an energy-aware solution.
Novel design guidelines are given to minimize power con-
sumption as a function of both communication-channel con-
ditions and the effects of process variations. A 130 nm 1.2V
CMOS LNA following the presented proposal was designed
for a 2.4GHz IEEE-802.15.4 application, corroborating the
effectiveness of the power-saving strategy.The designed LNA
shows up to be capable of counteracting the effect of supply-
voltage and temperature variations aswell. Simulation results,
taking into account worst cases under process variations,
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Figure 6: Receiver’s NF (a) and IIP
3
(b) under LNA temperature variations.
are comparable to recently published works, having the
advantage that significant power saving can be achieved with
our proposal under relaxed working conditions.
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